

# 16-Mbit (1M x 16) Static RAM

#### **Features**

TSOP I Configurable as 1M x 16 or as 2M x 8 SRAM

• Very high speed: 45 ns

Wide voltage range: 2.2V – 3.6V

· Ultra-low active power

— Typical active current: 2 mA @ f = 1 MHz

- Typical active current: 18.5 mA @ f = f<sub>Max</sub> (45 ns

speed)

· Ultra-low standby power

Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub> and OE features

· Automatic power-down when deselected

CMOS for optimum speed/power

 Available in Pb-free and non Pb-free 48-ball VFBGA and 48-pin TSOP I package


#### Functional Description<sup>[1]</sup>

The CY62167DV30 is a high-performance CMOS static RAM organized as 1M words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW or both BHE and BLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}_1$ HIGH or  $\overline{\text{CE}}_2$  LOW), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a Write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH and WE LOW).

Writing to the device is accomplished by taking Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  <u>HIG</u>H) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified <u>on</u> the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading from the device is accomplished by taking Chip Enables (CE $_1$  LOW and CE $_2$  HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_15$ . See the truth table at the back of this data sheet for a complete description of Read and Write modes.



Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.




#### **Product Portfolio**


							Power D	issipation	า				
						Operating	g I <sub>CC</sub> (mA)						
	V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)			Speed	f = 1	f = 1MHz		f = f <sub>Max</sub>		Standby I <sub>SB2</sub> (μA)	
Product	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	(ns)	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.			
CY62167DV30LL	2.2	3.0	3.6	45	2	4	18.5	37	2.5	22			
				55			15	30					
				70			12	25					

Pin Configuration<sup>[3, 4, 5]</sup>

#### 48-ball VFBGA Top View



48-Pin TSOP I (Forward) (1M x 16/ 2M x 8) $^{[6]}$ Top View



#### Notes:

- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.
- 3. NC pins are not connected on the die.
- 4. DNU pins have to be left floating.
- 5. Ball H6 for the FBGA package can be used to upgrade to a 32M density.
- 6. The BYTE pin in the 48-TSOP I package has to be tied to V<sub>CC</sub> to use the device as a 1M X 16 SRAM. The 48-TSOPI package can also be used as a 2M X 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 2M x 8 configuration, Pin 45 is A20, while BHE, BLE and I/O8 to I/O14 pins are not used (DNU).





#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential ..... -0.2V to  $V_{CC} + 0.3V$ DC Voltage Applied to Outputs in High-Z State  $^{[7,\ 8]}$  ...... –0.2V to V  $_{\rm CC}$  + 0.3V DC Input Voltage<sup>[7, 8]</sup>.....-0.2V to V<sub>CC</sub> + 0.3V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[9]</sup>
CY62167DV30LL	Industrial	–40°C to +85°C	2.20V to 3.60V

### **Electrical Characteristics** Over the Operating Range

				CY6	2167DV	30-45	CY6	2167DV	30-55	CY62	2167DV	30-70	
Parameter	Description	Test Cor	nditions	Min.	<b>Typ</b> . <sup>[2]</sup>	Max.	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 2.20V	2.0			2.0			2.0			٧
	Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.70V	2.4			2.4			2.4			
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V			0.4			0.4			0.4	٧
	Voltage	I <sub>OL</sub> = 2.1mA	V <sub>CC</sub> = 2.70V										
V <sub>IH</sub> Input HIGH		$V_{CC} = 2.2V \text{ to } 2.7$	7V	1.8		V <sub>CC</sub>	1.8		V <sub>CC</sub>	1.8		V <sub>CC</sub>	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6	<sub>CC</sub> = 2.7V to 3.6V			+0.3V	2.2		+0.3V	2.2		+0.3V	
V <sub>IL</sub>	Input LOW	$V_{CC} = 2.2V \text{ to } 2.7$	<sub>CC</sub> = 2.2V to 2.7V			0.6	-0.3		0.6	-0.3		0.6	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V				0.8			8.0			0.8	•
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1		+1	-1		+1	-1		+1	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1		+1	-1		+1	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = V_{CC(max)}$	$f = f_{Max} = 1/t_{RC}$		18.5	37		15	30		12	25	mA
	Supply Current	I <sub>OUT</sub> = 0 mA CMOS levels	f = 1 MHz		2	4		2	4		2	4	
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or}$ $\text{CE}_2 \le 0.2 \text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V},$ $\text{V}_{\text{IN}} \le 0.2 \text{V},$ $\text{f} = \text{f}_{\text{Max}} \text{(Address and Data Only)},$ $\text{f} = 0 \text{ (OE}, \overline{\text{WE}}, \overline{\text{BHE}}, \overline{\text{BLE}}),$ $\text{V}_{\text{CC}} = 3.60 \text{V}$			2.5	22		2.5	22		2.5	22	μА
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	$CE_2 \le 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V$ ,	$V_{IN} \ge V_{CC} - 0.2V$ or		2.5	22		2.5	22		2.5	22	μА

#### Notes:

- 7. V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   8. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   9. Full Device AC operation requires linear V<sub>CC</sub> ramp from 0 to V<sub>CC(min.)</sub> and V<sub>CC</sub> must be stable at V<sub>CC(min)</sub> for 500 μs.




## Capacitance<sup>[10, 11]</sup>

Parameter	Description	Description Test Conditions			
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	8	pF	
C <sub>OUT</sub>	Output Capacitance		10	pF	

#### Thermal Resistance<sup>[10]</sup>

Parameter	Description	Description Test Conditions		TSOP I	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	55	60	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		16	4.3	°C/W

#### **AC Test Loads and Waveforms**<sup>[12]</sup>



	$R_{TH}$	
OUTPUT •—	<del></del>	

Parameters	2.5V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V


### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE_1}$ ≥ $V_{CC}$ − 0.2V, $CE_2$ ≤ 0.2V, $V_{IN}$ ≥ $V_{CC}$ − 0.2V or $V_{IN}$ ≤ 0.2V			10	μА
t <sub>CDR</sub> <sup>[10]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[13]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

- 10. Tested initially and after any design or process changes that may affect these parameters.
  11. This applies for all packages.
  12. Test condition for the 45 ns part is with a load capacitance of 30 pF.
  13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.



## Data Retention Waveform<sup>[14]</sup>



## Switching Characteristics Over the Operating Range<sup>[15]</sup>

		45 n	ıs <sup>[12]</sup>	55	ns	70 ns		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle					•			
t <sub>RC</sub>	Read Cycle Time	45		55		70		ns
t <sub>AA</sub>	Address to Data Valid		45		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		45		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		25		35	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[16]</sup>	5		5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[16, 17]</sup>		15		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[16]</sup>	10		10		10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[16, 17]</sup>		20		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-up			0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power-down		45		55		70	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		45		55		70	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[16]</sup>	10		10		10		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[16, 17]</sup>		15		20		25	ns
Write Cycle <sup>[18]</sup>			I				l	
t <sub>WC</sub>	Write Cycle Time	45		55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	40		40		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	35		40		45		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	40		40		60		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[16, 17]</sup>		15		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[16]</sup>	10		10		10		ns

<sup>14.</sup> BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

 <sup>14.</sup> DH2.DL2 is the AND of both BH2 and BL2. Chilp can be deserted by entire disabiling the Chilp entails signals of by disabiling both BH2 and BL2.
 15. Test conditions for all parameters other than Tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ,)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
 16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.


<sup>17.</sup> t<sub>HZOE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

18. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the Write.




## **Switching Waveforms**

Read Cycle 1 (Address Transition Controlled)[19, 20]



## Read Cycle 2 (OE Controlled)[20, 21]




<sup>19.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ , and  $\overline{CE}_2 = V_{|H}$ . 20.  $\overline{WE}$  is HIGH for read cycle.

<sup>21.</sup> Address valid prior to or coincident with  $\overline{CE_1}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE_2}$  transition HIGH.



## Switching Waveforms (continued)

Write Cycle 1 ( $\overline{\text{WE}}$  Controlled)[18, 22, 23, 24]




#### Notes:

22. Data I/O is high-impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .
23. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high-impedance state.
24. During this period, the I/Os are in output state and input signals should not be applied.




### Switching Waveforms (continued)

Write Cycle 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)<sup>[18, 22, 23, 24]</sup>




# Write Cycle 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[23, 24]





## Switching Waveforms (continued)

# Write Cycle 4 ( $\overline{\rm BHE/BLE}$ Controlled, $\overline{\rm OE}$ LOW) $^{[23,\ 24]}$



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	X	X	Н	Ι	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Η	L	L	الـ	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (I/O <sub>8</sub> -I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )




#### **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167DV30LL-45ZXI	51-85183	48-pin TSOP I (12 x 18.4 x 1 mm) (Pb-free)	Industrial
55	CY62167DV30LL-55BVI	51-85178	48-ball Fine Pitch BGA (8 x 9.5 x 1 mm)	
	CY62167DV30LL-55BVXI		48-ball Fine Pitch BGA (8 x 9.5 x 1 mm) (Pb-free)	
	CY62167DV30LL-55ZI	51-85183	48-pin TSOP I (12 x 18.4 x 1 mm)	
	CY62167DV30LL-55ZXI		48-pin TSOP I (12 x 18.4 x 1 mm) (Pb-free)	
70	CY62167DV30LL-70BVI	51-85178	48-ball Fine Pitch BGA (8 x 9.5 x 1 mm)	

Please contact your local Cypress sales representative for availability of these parts

## **Package Diagrams**

#### 48-ball VFBGA (8 x 9.5 x 1 mm) (51-85178)






51-85178-\*\*



#### Package Diagrams (continued)

#### 48-pin TSOP I (12 x 18.4 x 1mm) (51-85183)



MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY62167DV30 MoBL <sup>®</sup> , 16-Mbit (1M x 16) Static RAM Document Number: 38-05328				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	118408	09/30/02	GUG	New Data Sheet
*A	123692	02/11/03	DPM	Changed Advanced to Preliminary Added package diagram
*B	126555	04/25/03	DPM	Minor change: Changed Sunset Owner from DPM to HRT
*C	127841	09/10/03	XRJ	Added 48 TSOP I package
*D	205701		AJU	Changed BYTE pin usage description for 48 TSOPI package
*E	238050	See ECN	KKV/AJU	Replaced 48-ball VFBGA package diagram; Modified Package Name in Ordering Information table from BV48A to BV48B
*F	304054	See ECN	PCI	Added 45-ns Speed Bin in AC, DC and Ordering Information tables Added Footnote #12 on page #4 Added Pb-free packages on page # 10
*G	492895	See ECN	VKN	Modified datasheet to explain x8 configurability Removed L power bin from the product offering Updated Ordering Information Table