

STL100N8F7

N-channel 80 V, 5.2 mΩ typ., 100 A, STripFET[™] F7 Power MOSFET in a PowerFLAT[™] 5x6 package

Datasheet - production data

Features

Order code	VDS	RDS(on)max	ΙD	Ртот
STL100N8F7	80 V	6.1 mΩ	100 A	120 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description


This N-channel Power MOSFET utilizes STripFET[™] F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL100N8F7	100N8F7	PowerFLAT™ 5x6	Tape and reel

DocID027058 Rev 3

This is information on a product in full production.



PowerFLAT[™] 5x6

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 type C package information	9
	4.2	PowerFLAT™ 5x6 type C packing information	11
5	Revisio	n history	13



1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V _{GS}	Gate-source voltage	±20	V
ID ⁽¹⁾	Drain current (continuous) at T _c = 25 °C	100	А
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	71	А
IDM ⁽¹⁾⁽²⁾	Drain current (pulsed)	400	А
ID ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	20	А
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	14	А
I _{DM} ⁽³⁾⁽²⁾	Drain current (pulsed)	80	
P _{TOT} ⁽¹⁾	Total dissipation at $T_c = 25 \ ^{\circ}C$	120	W
Ртот ⁽³⁾	Total dissipation at $T_{pcb} = 25 \text{ °C}$	4.8	W
Eas ⁽⁴⁾	Single pulse avalanche energy	220	mJ
TJ	Operating junction temperature	°C	
T _{stg}	Storage temperature	-55 to 175	°C

Table 2: Absolute maximum ratings

Notes:

 $^{(1)}\mbox{This}$ value is rated according to $R_{\mbox{thj-c}}.$

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area.

 $^{(3)}\mbox{This}$ value is rated according to $R_{\mbox{thj-pcb}}.$

 $^{(4)}Starting$ T_J=25°C, I_D=25 A, V_DD=40 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	1.25	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250 \ \mu A$	80			V
I _{DSS} Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 80 V$			1	μA	
	$V_{GS} = 0, V_{DS} = 80 V,$ T _c = 125 °C			10	μA	
Igss	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 V$			±100	nA
VGS(th)	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 10 \text{ A}$		5.2	6.1	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3435	-	pF
Coss	Output capacitance	$V_{GS} = 0, V_{DS} = 40 V,$	-	653	-	pF
Crss	Reverse transfer capacitance	f = 1 MHz	-	57	-	pF
Qg	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 20 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for gate charge behavior"	-	46.8	-	nC
Q _{gs}	Gate-source charge		-	23.4	-	nC
Q_{gd}	Gate-drain charge		-	11.2	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 10 \text{ A},$	I	49	-	ns
tr	Rise time	$R_G = 4.7 \ \Omega, V_{GS} = 10 \ V$	-	95	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	-	60	-	ns
tr	Fall time	times" and Figure 18: "Switching time waveform"	-	32	-	ns




Electrical characteristics


	Table 7: Source drain diode					
Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0, I _{SD} = 20 A	-		1.2	V
trr	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/µs	-	48.6		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see <i>Figure 15:</i>	-	58.6		nC
Irrm	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times"	-	2.4		A

Notes:

 $^{(1)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%









DocID027058 Rev 3




57

Electrical characteristics










DoclD027058 Rev 3

3 Test circuits







DocID027058 Rev 3

57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 PowerFLAT[™] 5x6 type C package information




Figure 19: PowerFLAT™ 5x6 type C package outline



Package information


STL100N8F7

ormation STL100N8F7				
e 8: PowerFLAT™ 5x6 ty	pe C package mechanica	al data		
	mm			
Min.	Тур.	Max.		
0.80		1.00		
0.02		0.05		
	0.25			
0.30		0.50		
5.80	6.00	6.20		
5.00	5.20	5.40		
4.15		4.45		
4.05	4.20	4.35		
4.80	5.0	5.20		
0.25	0.4	0.55		
0.15	0.3	0.45		
	1.27			
5.95	6.15	6.35		
3.50		3.70		
2.35		2.55		
0.40		0.60		
0.08		0.28		
0.2	0.325	0.450		
0.75	0.90	1.05		
1.05		1.35		
0.715		1.015		
0.05	0.15	0.25		
0°		12°		
	Min. 0.80 0.02 0.30 5.80 5.00 4.15 4.05 4.80 0.25 0.15 5.95 3.50 2.35 0.40 0.08 0.2 0.75 1.05 0.715	Min. Typ. 0.80		


57

STL100N8F7

Package information



4.2 PowerFLAT[™] 5x6 type C packing information





57

DocID027058 Rev 3

Package information

STL100N8F7





57

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
21-Oct-2014	1	Initial release.
03-Nov-2015	2	Modified: Table 2: "Absolute maximum ratings", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode". Added: Section 4.1: "Electrical characteristics (curves)". Minor text changes
03-Dec-2015	3	Document status promoted from preliminary to production data.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

